Amazon cover image
Image from Amazon.com

Formal verification : an essential toolkit for modern VLSI design / Erik Seligman, Tom Schubert, M.V. Achutha Kiran Kumar.

By: Contributor(s): Material type: TextTextPublisher: Amsterdam ; Boston : Elsevier/MK, Morgan Kaufmann is an imprint of Elsevier, [2015]Copyright date: ©2015Description: xvii, 353 pages : illustrations ; 24 cmContent type:
  • text
Media type:
  • unmediated
Carrier type:
  • volume
ISBN:
  • 9780128007273
  • 0128007273
Other title:
  • Essential toolkit for modern VLSI design
  • Essential toolkit for modern very large-scale integration design
Subject(s): DDC classification:
  • 621.3 SEL 23
Contents:
Formal Verification: From Dreams to Reality Basic Formal Verification Algorithms Introduction to SystemVerilog Assertions Formal Property Verification Effective FPV For Design Exercise Effective FPV for Verification FPV "Apps" for Specific SOC Problems Formal Equivalence Verification Formal Verification's Greatest Bloopers: The Danger of False Positives Dealing with Complexity Your New FV-Aware Lifestyle
Summary: 'Formal Verification' presents practical approaches for design and validation, with hands-on advice for working engineers integrating these techniques into their work. Building on a basic knowledge of System Verilog, this book demystifies FV and presents the practical applications that are bringing it into mainstream design and validation processes at Intel and other companies.
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
Books Books IIITDM Kurnool General Stacks 621.3 SEL (Browse shelf(Opens below)) Checked out 10.02.2025 0001848

Formal Verification: From Dreams to Reality Basic Formal Verification Algorithms Introduction to SystemVerilog Assertions Formal Property Verification Effective FPV For Design Exercise Effective FPV for Verification FPV "Apps" for Specific SOC Problems Formal Equivalence Verification Formal Verification's Greatest Bloopers: The Danger of False Positives Dealing with Complexity Your New FV-Aware Lifestyle


'Formal Verification' presents practical approaches for design and validation, with hands-on advice for working engineers integrating these techniques into their work. Building on a basic knowledge of System Verilog, this book demystifies FV and presents the practical applications that are bringing it into mainstream design and validation processes at Intel and other companies.

Includes bibliographical references and index.

There are no comments on this title.

to post a comment.
LIBRARY HOURS
Mon - Sat : 9:00 AM - 5.30 PM
Library will remain closed on public holidays
Contact Us

Librarian
Central Libray
Indian Institute of Information Technology Design and Manufacturing Kurnool
Andhra Pradesh - 518 007

Library Email ID: library@iiitk.ac.in

Copyright @ Central Library | IIITDM Kurnool

Powered by Koha