Basic computer architecture Smruti R Sarangi,

Material type: Text

TextPublication details: While Falcon Publishing, 2021Description: 672PISBN:

9781636403038

Subject(s):

Language of bits | Assembly language | Processor design | Microprocessor system | Principles of pipelining

DDC classification:

004 SAR

Contents:

Architecture: Software Interface Organization: Processor Design Organization : System Design

Summary: This book is a comprehensive text on basic, undergraduate-level computer architecture. It starts from theoretical preliminaries and simple Boolean algebra. After a quick discussion on logic gates, it describes three classes of assembly languages: a custom RISC ISA called SimpleRisc, ARM, and x86. In the next part, a processor is designed for the SimpleRisc ISA from scratch. This includes the combinational units, ALUs, processor, basic 5-stage pipeline, and a microcode-based design. The last part of the book discusses caches, virtual memory, parallel programming, multiprocessors, storage devices and modern I/O systems. The book's website has links to slides for each chapter and video lectures hosted on YouTube.

List(s) this item appears in: New Arrivals ( August 2024)

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Title notes ( 2 )
Comments ( 0 )

Holdings
Item type	Current library	Collection	Call number	Status	Date due	Barcode
Books	IIITDM Kurnool COMPUTER SCIENCE ENGINEERING	Non-fiction	004 SAR (Browse shelf(Opens below))	Checked out	08.10.2024	0005849

Architecture: Software Interface
Organization: Processor Design
Organization : System Design

This book is a comprehensive text on basic, undergraduate-level computer architecture. It starts from theoretical preliminaries and simple Boolean algebra. After a quick discussion on logic gates, it describes three classes of assembly languages: a custom RISC ISA called SimpleRisc, ARM, and x86. In the next part, a processor is designed for the SimpleRisc ISA from scratch. This includes the combinational units, ALUs, processor, basic 5-stage pipeline, and a microcode-based design. The last part of the book discusses caches, virtual memory, parallel programming, multiprocessors, storage devices and modern I/O systems. The book's website has links to slides for each chapter and video lectures hosted on YouTube.

There are no comments on this title.

to post a comment.